BR24L □□ -W Series,BR24S □□□ -W Series
Technical Note
● Software reset
Software reset is executed when to avoid malfunction after power on, and to reset during command input. Software reset
has several kinds, and 3 kinds of them are shown in the figure below. (Refer to Fig.48(a), Fig.48(b), and Fig.48(c).) In
dummy clock input area, release the SDA bus ('H' by pull up). In dummy clock area, ACK output and read data '0' (both 'L'
level) may be output from EEPROM, therefore, if 'H' is input forcibly, output may conflict and over current may flow, leading
to instantaneous power failure of system power source or influence upon devices.
Dummy clock×14
Start×2
SCL
1
2
13
14
Normal command
SDA
Normal command
Fig.48-(a) The case of dummy clock +START+START+ command input
Start
Dummy clock×9
Start
SCL
1
2
8
9
Normal command
SDA
Normal command
Fig.48-(b) The case of START +9 dummy clocks +START+ command input
Start×9
SCL
1
2
3
7
8
9
Normal command
SDA
*
Normal command
Start command from START input.
Fig.48-(c) START×9+ command input
● Acknowledge polling
During internal write execution, all input commands are ignored, therefore ACK is not sent back. During internal automatic
write execution after write cycle input, next command (slave address) is sent, and if the first ACK signal sends back 'L', then
it means end of write action, while if it sends back 'H', it means now in writing. By use of acknowledge polling, next command
can be executed without waiting for tWR = 5ms.
When to write continuously, R/W = 0, when to carry out current read cycle after write, slave address R/W = 1 is sent, and if
ACK signal sends back 'L', then execute word address input and data output and so forth.
During internal write,
First write command
ACK = HIGH is sent back.
S
T
A
R
T
Write command
S
T
O
P
S
T Slave
A
R address
T
A
C
K
H
S
T Slave
A
R address
T
A
C
K
H
t WR
Second write command
S
T Slave
A
R address
T
A
C
K
H
S
T Slave
A
R address
T
A
C Word
K address
L
A
C
K
L
Data
A
C
K
L
S
T
O
P
t WR
After completion of internal write,
ACK=LOW is sent back, so input next
word address and data in succession.
Fig.49 Case to continuously write by acknowledge polling
www.rohm.com
? 2009 ROHM Co., Ltd. All rights reserved.
14/40
2009.09 - Rev.D
相关PDF资料
BR24T256FV-WE2 IC EEPROM I2C 256K 400KHZ 8-SSOP
BR25L640F-WE2 IC EEPROM SER 64KB SPI BUS 8SOP
BR25S128GUZ-WE2 IC EEPROM SPI 128KB 12-WLCSP
BR25S256F-WE2 IC EEPROM SPI 256KB 20MHZ 8-SOP
BR34E02FVT-WE2 IC EEPROM SPD 2KB I2C 8TSSOP
BR34L02FV-WE2 IC EEPROM 2KBIT 400KHZ 8SSOP
BR93L76RFVJ-WE2 IC EEPROM 8KBIT 2MHZ 8TSSOP
BS08D-112 TRIGGER BILTRL SW 175MA TO-92
相关代理商/技术参数
BR24S256F-WTR 制造商:ROHM 制造商全称:Rohm 功能描述:High Reliability Series EEPROMs I2C BUS
BR24S256NUX-WE2 制造商:ROHM 制造商全称:Rohm 功能描述:High Reliability Series EEPROMs I2C BUS
BR24S256NUX-WTR 制造商:ROHM 制造商全称:Rohm 功能描述:High Reliability Series EEPROMs I2C BUS
BR24S256-W 制造商:ROHM 制造商全称:Rohm 功能描述:I2C BUS Serial EEPROMs
BR24S32FJ-WE2 功能描述:电可擦除可编程只读存储器 IC 电可擦除可编程只读存储器 32KBIT 400KHZ RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8
BR24S32FJ-WTR 制造商:ROHM 制造商全称:Rohm 功能描述:High Reliability Series EEPROMs I2C BUS
BR24S32FVJ-WE2 制造商:ROHM Semiconductor 功能描述:EEPROM SERIAL-I2C 32K-BIT 4K X 8 2.5V/3.3V/5V 8-PIN TSSOP-BJ - Tape and Reel 制造商:Rohm 功能描述:32k(4096~8) 1.7V to 5.5V VA / I2C 8TSSOP-BJ Cut Tape 制造商:ROHM Semiconductor 功能描述:IC EEPROM SER I2C 32KBIT 8TSSOP 制造商:ROHM Semiconductor 功能描述:I2C 32K BIT 4K X 8 2.5V/3.3V/5V 8PIN 制造商:Rohm Semiconductor 功能描述:EEPROM Serial-I2C 32K-bit 4K x 8 2.5V/3.3V/5V 8-Pin TSSOP-BJ T/R
BR24S32FVJ-WTR 制造商:ROHM 制造商全称:Rohm 功能描述:High Reliability Series EEPROMs I2C BUS